## WHAT IS CLAIMED IS:

- 1. A method for etching a substrate, comprising:
- 2 providing a substrate having an aluminum oxide etch stop layer
- 3 located thereunder; and
- 4 etching an opening in said substrate using an etchant
- 5 comprising a carbon oxide, a fluorocarbon, an etch rate modulator,
- 6 and an inert carrier gas, wherein a flow rate of said carbon oxide
- 7 is greater than about 80 sccm and said etchant is selective to said
- 8 aluminum oxide etch stop layer.
  - 2. The method as recited in Claim 1 wherein said flow rate
- of said carbon oxide ranges from about 150 sccm to about 220 sccm.
  - The method as recited in Claim 1 wherein said carbon
- 2 oxide comprises carbon monoxide.
  - 4. The method as recited in Claim 1 wherein said etch rate
- 2 modulator comprises oxygen.
- 5. The method as recited in Claim 4 wherein a ratio of said
- 2 fluorocarbon to said etch rate modulator is at least 2:1.
  - 6. The method as recited in Claim 5 wherein a flow rate of

- 2 said fluorocarbon ranges from about 12 sccm to about 18 sccm, and
- a flow rate of said etch rate modulator ranges from about 4 sccm to
- 4 about 8 sccm.
- 7. The method as recited in Claim 1 wherein said etch rate modulator comprises nitrogen.
  - 8. The method as recited in Claim 1 wherein said
- 2 fluorocarbon comprises  $C_5F_8$ ,  $C_4F_8$ ,  $C_4F_6$ ,  $C_2F_6$ ,  $CF_4$ ,  $NF_3$ ,  $XeF_2$ ,  $F_2$ ,  $CHF_3$ ,
- 3  $CH_2F_2$ ,  $CH_3F$ ,  $SF_6$ , or any combination thereof.
- 9. The method as recited in Claim 1 wherein said substrate
  2 is a dielectric material.
- 10. An semiconductor device manufactured using the method foretching a substrate of Claim 1.

- 11. A method for manufacturing an integrated circuit,
- 2 comprising:
- 3 providing semiconductor devices over a semiconductor
- 4 substrate;
- 5 providing a dielectric layer over said semiconductor devices,
- 6 said dielectric layer having an aluminum oxide etch stop layer
- 7 located thereunder; and
- 8 etching openings in said dielectric layer using an etchant
- 9 comprising a carbon oxide, a fluorocarbon, an etch rate modulator,
- and an inert carrier gas, wherein a flow rate of said carbon oxide
- is greater than about 80 sccm and said etchant is selective to said
- 12 aluminum oxide etch stop layer; and
- contacting said semiconductor devices through said openings.
  - 12. The method as recited in Claim 11 wherein said flow rate
  - of said carbon oxide ranges from about 150 sccm to about 220 sccm.
  - 13. The method as recited in Claim 11 wherein said carbon
  - 2 oxide comprises carbon monoxide.
  - 14. The method as recited in Claim 11 wherein said etch rate
  - 2 modulator comprises oxygen.
    - 15. The method as recited in Claim 14 wherein a ratio of said

- 2 fluorocarbon to said etch rate modulator is at least 2:1.
- 16. The method as recited in Claim 15 wherein a flow rate of
- 2 said fluorocarbon ranges from about 12 sccm to about 18 sccm, and
- 3 a flow rate of said etch rate modulator ranges from about 4 sccm to
- 4 about 8 sccm.
- 17. The method as recited in Claim 11 wherein said etch rate modulator comprises nitrogen.
- 18. The method as recited in Claim 11 wherein said
- fluorocarbon comprises  $C_5F_8$ ,  $C_4F_8$ ,  $C_4F_6$ ,  $C_2F_6$ ,  $CF_4$ ,  $NF_3$ ,  $XeF_2$ ,  $F_2$ ,  $CHF_3$ ,
- 3  $CH_2F_2$ ,  $CH_3F$ ,  $SF_6$ , or any combination thereof.
- 19. The method as recited in Claim 11 wherein at least one of said semiconductor devices is a ferroelectric capacitor.

- 20. An integrated circuit manufactured using the method,2 comprising:
- providing semiconductor devices over a semiconductor
  substrate;
- 5 providing a dielectric layer over said semiconductor devices,
- 6 said dielectric layer having an aluminum oxide etch stop layer
- 7 located thereunder; and
- 8 etching openings in said dielectric layer using an etchant
- 9 comprising carbon oxide, a fluorocarbon, an etch rate modulator,
- and an inert carrier gas, wherein a flow rate of said carbon oxide
- is greater than about 80 sccm and said etchant is selective to said
- 12 aluminum oxide etch stop layer; and
- contacting said semiconductor devices through said openings.
  - 21. The integrated circuit as recited in Claim 20 wherein at
  - 2 least one of said semiconductor devices is a ferroelectric
  - 3 capacitor.

- 22. An integrated circuit, comprising:
- semiconductor devices located over a semiconductor substrate;
- 3 a dielectric layer located over said semiconductor devices,
- 4 said dielectric layer having an aluminum oxide etch stop layer
- 5 located thereunder; and
- 6 interconnects located in said dielectric layer and in contact
- 7 with said aluminum oxide etch stop layer, said interconnects
- 8 contacting said semiconductor devices thereby forming an operative
- 9 integrated circuit.
- 23. The integrated circuit as recited in Claim 22 wherein
- 2 said dielectric layer and said aluminum oxide etch stop layer are
- 3 located in a back-end of line of said integrated circuit.
- 24. The integrated circuit as recited in Claim 22 wherein
- 2 said dielectric layer is a first dielectric layer and said aluminum
- 3 oxide etch stop layer is a first aluminum oxide etch stop layer,
- 4 and further including multiple other dielectric layers and aluminum
- 5 oxide etch stop layers located over said first dielectric layer and
- 6 said first aluminum oxide etch stop layer.
- 25. The integrated circuit as recited in Claim 24 being void
- of silicon nitride etch stop layers.